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Towards the observation of phase locked Bloch oscillations in arrays of small
Josephson junctions
Felix Maibaum,∗ Sergey V. Lotkhov, and A. B. Zorin
Phsyikalisch-Technische Bundesanstalt, Bundesallee 100, 38116 Braunschweig
(˙Dated: July 20, 2018)
We have designed an experiment and performed extensive simulations and preliminary measure-
ments to identify a set of realistic circuit parameters that should allow the observation of constant-
current steps at I = 2ef in short arrays of small Josephson junctions under external AC drive of
frequency f . Observation of these steps demonstrating phase lock of the Bloch oscillations with the
external drive requires a high-impedance environment for the array, which is provided by on-chip
resistors close to the junctions. We show that the width and shape of the steps crucially depend on
the shape of the drive and the electron temperature in the resistors.
PACS numbers: 74.81.Fa, 85.25.Cp, 85.25.Am, 73.23.Hk, 74.50.+r
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I. INTRODUCTION
Shortly after the discovery of the Josephson effect it
had been understood that superconducting circuits in-
cluding small Josephson junctions can demonstrate quan-
tum behavior of the Josephson phase ϕ.1,2 During the
past decade, this topic has been extensively investigated
for quantum information applications, see, for example,
Refs. 3 and 4. One of the remarkable manifestations
of quantum behavior is a band energy spectrum of an
isolated single Josephson junction.5,6 This effect results
from the periodic dependence of the Josephson potential
energy EJ cosϕ and finite kinetic energy Qˆ
2/2C associ-
ated with the charge variable Qˆ = −i(2e) ∂∂ϕ and junction
capacitance C, and having the scale Ec = e
2/2C. The
motion of a fictitious particle in this periodic potential
is similar to that of an electron in a crystal lattice, with
the charge and capacitance in the Josephson case play-
ing the role of the momentum and mass of the particle,
respectively.
Applying a constant current I¯ (similar to a constant
electric field for the crystal lattice analogy) should pro-
duce Bloch oscillations of voltage across the junction
with frequency fB = I¯/2e. Each period of oscilla-
tions then corresponds to the transfer of one Cooper
pair with net charge 2e through the junction. This phe-
nomenon is dual to the AC Josephson effect in larger
junctions with classical behavior, which is associated
with the motion of single flux quanta Φ0 in the direc-
tion transverse to the supercurrent flow. Thus, similar
to the phase locking of Josephson oscillations leading to
Shapiro steps of constant voltage on the IV curve of
large junctions,7 applying an alternating signal of fre-
quency f to a small (Bloch) junction should lead to the
appearance of constant-current plateaus I = 2emf with
m = 0,±1,±2, . . . .5,6
The major prerequisite for the experimental demon-
stration of Bloch oscillations in small Josephson junctions
is achieving a sufficiently high impedance of the electro-
magnetic environment seen by the junction at character-
istic frequencies, |Ze(ω)| ≫ RQ, where RQ = h/4e
2 ≈
6.45 kΩ is the resistance quantum.8 Unfortunately, the
first attempts to experimentally demonstrate this effect
by engineering a high-ohmic environment using on-chip
resistive leads9 only showed peculiarities in the deriva-
tive of the IV curves when the AC signal was applied.
Although these peculiarities were positioned at 2ef , the
observation of clear current steps was not possible. The
main reason for this was believed to be the substantial
thermal fluctuations in the resistors. Our results from
sectionVII indeed show that this seems to be the main
obstacle to designing an experiment which clearly demon-
strates this effect.
More recently, Nguyen et al. 10 have succeeded in
the demonstration of Bloch oscillations by injecting
a displacement current Id into the island of a Bloch
transistor11,12 through a capacitive gate. In this ex-
periment, the linear ramp of voltage Vg, applied to
the gate capacitance Cg and yielding sufficiently high
impedance Ze(ω) = 1/iωCg, ensured the constant cur-
rent Id = Cg
dVg
dt fed into the island. The readout of the
Bloch oscillations in this circuit was possible at discrete
points in time by applying a switching current technique.
Finding ways towards a clear observation of Bloch os-
cillations driven by a real DC source is the problem which
we address in this paper. Our motivation for developing
this concept is the better understanding of the dynamics
of this macroscopic quantum system and improvement
of the shape of the phase locking steps with the goal of
their possible application for the fundamental standard of
current operating on coherent tunneling of single Cooper
pairs.
II. BACKGROUND
The physics of Bloch oscillations in small Josephson
junctions is most transparent in the representation of
quasicharge q which plays a role similar to the quasi-
momentum in solids. The eigenenergies of the Josephson
junction En(q), n = 0, 1, ..., are periodic functions of q
2with a period of 2e, whereas the eigenstates |q, n〉 are the
Bloch functions.5,6 At sufficiently low temperature the
system occupies the ground state n = 0 and the observ-
able voltage across the junction
V (q) = dE0(q)/dq (1)
is an odd periodic function of q, whose shape depends
on the ratio of characteristic energies, λ = EJ/Ec. In
the case of weak Josephson coupling, λ≪ 1, V (q) has a
sawtooth shape with a maximum amplitude Vc approach-
ing e/C for λ → 0. In the strong Josephson coupling
case, λ ≫ 1, this function is approximated by the ex-
pression V (q) = Vc sin(πq/e) with a smaller amplitude
Vc ≈ 2
11/4π1/2λ3/4 exp[−(8λ)1/2](e/C)≪ e/C.6
The dynamics of quasicharge had been analyzed earlier
within the framework of an RSJ-like model derived for
the zero-band (n = 0) approximation and linear damping
in Refs. 5 and 6. The quasicharge q in this model is equal
to the total charge fed into the junction by a current
source, i.e. q =
∫ t
0
I(t′)dt′ + q0. For the equivalent serial
circuit including a small Josephson junction, resistor, and
DC and AC voltage sources, the equation of motion for
quasicharge can be written as
Rq˙ + V (q) = V¯ + Vac + Vnoise, (2)
where dot means the time derivative and Rq˙ yields the
voltage across the series resistance R. Assuming a suf-
ficiently slow motion of q strictly in the ground state,
i.e. hfB/∆min ≪ 1, where ∆min is the minimum en-
ergy gap between the first excited and the ground state
[E1(q)−E0(q)], which is ≈ EJ for λ . 1, we have omitted
in this equation an inertia term ∝ q¨ describing the effect
of so-called Bloch inductance LB.
13 Thus the character-
istic frequency in this first-order differential equation de-
scribing the overdamped system is determined solely by
the rate of damping, i.e. ωc = πVc/eR. This quantity
can be also interpreted as a characteristic recharging rate
for a non-linear Bloch capacitance which has the reverse
value C−1B = dV (q)/dq = d
2E0/dq
2.6
A serial bias resistance R≫ RQ also results in a noise
term Vnoise, causing a finite linewidth of the oscillations
proportional to 1/R.6 Moreover, in the realistic case of
rather large fluctuations,9 the Coulomb blockade corners
in the IV curve at V = ±Vc become rounded and the
shape of expected Shapiro-like steps, always having a size
. 1.2Vc,
14 is deteriorated by the noise even more strongly
than the blockade corners.
It is not easy, however, to fulfill in experiment the re-
quirements of (i) high linear damping and (ii) a rela-
tively low noise level, enabling the observation of clear
current steps with flat central parts. First, the state-
of-the-art fabrication technology for thin-film resistors
allows reproducible manufacturing of resistive stripes
about w = 100 nm in width and with resistivity ρ
up to about 1 kΩ/, yielding a specific resistance r =
ρ/w ≈ 10 kΩ/µm. A sufficiently high value of resistance
R = rℓ ≫ RQ requires a length ℓ of several tens of mi-
crometers. With a specific stray capacitance to ground
of about c ≈ 60 aF/µm,15,16 the accumulated capacitance
quickly becomes much larger than the self-capacitance of
the Josephson junction C, which is typically in the range
0.1 − 1.0 fF. Therefore, at characteristic frequencies ωc
of the process, the effect of stray capacitance is signifi-
cant and the resistive stripe must be considered as an RC
transmission line leading to frequency-dependent damp-
ing. The equation of motion for such a circuit is∫
∞
0
K(t′)q˙(t− t′)dt′ + V (q) = V¯ + Vac + Vnoise, (3)
where the kernel K(t) is a Fourier transform of the RC
line impedance Z(ω) = (r/jωc)1/2 tanh[(jωcr)1/2ℓ].
Second, the requirement of relatively small noise can
be met if the parameter Vc is sufficiently large, i.e.
eVc ≫ kBT
∗, where T ∗ is the electron temperature of the
resistor. Although for observation of the blockade part
of the IV curve the temperature T ∗ may only slightly
exceed the mixing chamber (MC) temperature of the di-
lution refrigerator TMC, it increases dramatically due to
Joule heating when the resistor carries a sufficiently large
current of the order of 1 nA.17 The maximum size of the
first “Shapiro“ step given by the dual to the RSJ model
with harmonic drive is about Vc
14 and the absolute max-
imum ≈ 1.16Vc is achieved for drive frequency ω ≈ 2ωc
and amplitude Iω ≈ 2GVc.
18 The position of such a step
corresponds to I¯ = eωc/π = GVc, which for typical pa-
rameters is of the order of 1 nA.
III. SMALL JUNCTION ARRAYS
With the present technology of fabrication, the natu-
ral way of improving visibility of the steps by increasing
both characteristic energies EJ and Ec is difficult, be-
cause it simultaneously requires a smaller junction size
and larger critical current. Whereas a decrease in size
of our ≈ (100nm)2 junctions to about one quarter of
this area would still be feasible, thereby quadrupling the
charging energy, the required fourfold increase in Joseph-
son energy EJ would neccessitate a 16 times higher crit-
ical current density Jc, which becomes much harder to
manufacture reliably and will result in much less uni-
form junctions. On the other hand, using a serial array
of N small Josephson junctions would increase effective
Ec without having to decrease the junction size, thereby
enabling the independent adjustment of EJ and Ec. This
is only true as long as the array can be considered a sin-
gle lumped element, so it is neccessary to examine under
which conditions this is the case.
In sufficiently long arrays, the charge injected into
the array takes the form of solitons carrying a charge
of ±2e, the dynamics of which is described by a sine-
Gordon equation.19 With the junction capacitance C
and the stray capacitance of the metallic islands between
the junctions to ground C0, the size of such a Cooper-
pair soliton can be expressed in the number of islands
Λs = (C/C0)
1/2 over which the charge 2e is mostly
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FIG. 1. (Color online) The dependence Va(q) for a uniform
array of N = 8 junctions with λ = 1 in the ideal case of neg-
ligible island capacitance (blue dash-dotted line), with island
capacitance C0/C = 0.05 calculated for zero offset charges
(solid red line) and random distribution of these charges be-
tween -0.5e and 0.5e (dashed green line). For comparison, the
dotted black line shows dependence V (q) for a single junc-
tion. The curves were obtained by numeric solving of the
corresponding sine-Gordon equation.19
distributed.20,21 Formation of solitons inside the array
leads to multiple solutions of the corresponding sine-
Gordon equation,19 and thus to a multivalued voltage
Va(q) across the array as a function of injected charge q.
Moreover, this voltage saturates at a maximum value of
about
√
(πeVc/C0).
21 An optimum drive of an array with
such a multivalued V (q) dependence which can ensure
controlled motion of 2e-solitons along the array would
probably require several AC gates with well-determined
mutual phase shifts.
Still, one can use a relatively short array, N < Λs,
which has a single-valued 2e-periodic dependence Va(q)
and, therefore, can be considered as a lumped element.
For zero offset charges on the inner islands the maximum
value of Va(q) may approach almost the level N -times
higher than that of the single junction, i.e. NVc.
22 Fig-
ure 1 shows several numerically obtained curves for Va(q),
taking into account non-zero C0 as well as one random
configuration of offset charges.
IV. PRELIMINARY MEASUREMENTS
We fabricated Al/AlOx/Al junctions with an area of
≈ (100nm)2 defined by electron-beam lithography and
angle evaporation. The junctions are arranged in short
arrays of N < 10 junctions. For these arrays, the ca-
pacitance to ground differs slightly between even- and
odd-numbered islands, since one forms the top and one
the bottom electrode for the junction, but it can be es-
timated at . 14aF per island on average on a 380µm
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FIG. 2. Measured IV curves of a four junction array (top)
and an eight junction array (bottom). The solid lines show the
voltage across the array including bias resistors, the dashed
line in the bottom panel shows the voltage across the array
alone, forming a “Bloch nose”.
thick silicon wafer,23 while the junction capacitances are
around 0.5 fF, yielding Λs ≈ 6. The soliton size becomes
even larger for moderately increased values of EJ/Ec,
when the effect of nonlinear Bloch capacitance is taken
into account.21,24 When the chip is not glued directly
onto grounded metal but instead on a PCB carrier, the
stray capacitance is reduced further and the soliton size
increases correspondingly. This means that we can prob-
ably use up to about eight junctions in series to increase
effective Ec of our arrays.
We measured several short arrays and observed scal-
ing of the blockade voltage with the number of junctions
in series, as well as clear backbending of the IV curve,
as shown in fig. 2. The backbending indicates the pres-
ence of Bloch oscillations corresponding to the steady
motion of a wave packet in the ground state, while the
again increasing voltage of the array for currents above
≈ 50 pA shows that the upper Bloch bands become pop-
ulated, presumably due to thermal excitation and Zener
tunneling.25,26 Thus we need to operate below this cur-
rent for the zero-band model to be applicable. The rel-
atively low current at which this inflection point occurs
can be ascribed to the rather small energy gap (< EJ )
between the ground state and the first excited state in
an array with finite capacitance to ground.27
The resistance of the array slightly above Tc was
≈ 200 kΩ. Using the Ambegaokar-Baratoff relation28 we
calculated the Josephson energy of an individual junction
to be about 35µeV, resulting in λ ≈ 0.8 for an individual
junction and an effective λa ≈ 0.1 for the entire array
when considered as a single equivalent junction.
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FIG. 3. Effective resistor temperature vs. heating current.
The inset shows a close-up of the region below 100 pA with
the axis identical to the main plot. The dashed line shows
the fitted function Te = (69mK5 + 5× 106 mK
5
pA2
I2)1/5, which
is later used for simulations. The fit uses only data below
300 pA.
Another important parameter is the electron temper-
ature Te in the biasing resistors which provide the high-
impedance environment. Due to their high resistance and
small volume, the dissipated energy per volume is signif-
icant even when only a small current is flowing through
them. Due to poor coupling between the lattice and the
electrons at low temperatures, Te can be many times the
temperature of the lattice and the mixing chamber of
the cryostat TMC.
29 This will produce increased Johnson-
Nyquist noise which is applied directly to the junction
array.
We probed Te in the biasing resistors using a
Superconductor-Insulator-Normal metal (SIN) junction,
where the superconducting electrode was made of alu-
minium and the normal electrode was the resistor itself.
This has the advantage of probing the normal metal di-
rectly and the result is only weakly dependent on the
temperatures in the superconductor.30 We calibrated this
SIN thermometer against the temperature of the MC at
zero current through the resistor. Comparing the cal-
ibration IV curves with those obtained when the MC
was kept at base temperature, but current was passed
through the resistor, we obtain the Te(I) curve shown
in fig. 3. This data shows that to keep resistor temper-
ature below 100mK, we need to target currents below
≈ 50 pA. This will result in a ratio kBT/eVc ≈ 1/50,
which should yield reasonable noise immunity. For later
use in the simulations, we have fitted the experimental
data to the 5th power dependence for electron-phonon
relaxation,29,31 which gives a reasonable fit when we limit
it to values below ≈ 200mK.
+
−
VDC
50Ω
50ΩVAC
CRF array Rbias
Rbias
complete circuit:
R R
C
S(ω) S(ω)R S(ω)R S(ω)
CC
Rbias model:
JJ
C0
JJ
C0
JJ
C0
JJ
array model:
V=Vcsaw(Vχ)
= + C I=IJJVχ+
−
IJJ
junction model:
FIG. 4. Circuit used for simulations including models for the
noisy resistors and junction array. DC bias is applied directly,
while RF is applied through the coupling capacitor CRF .
V. SIMULATION METHOD
We have used the free circuit simulator ngspice 32 to
model the circuit and solve eq. 3 in the time domain.
Using a standard simulator has the advantage that ar-
bitrary electromagnetic environments can be easily in-
cluded in the simulation. Each junction is modeled as a
VCVS (voltage controlled voltage source) with a periodic
dependence on the normalized charge χ = q pie . This de-
pendence can be approximated by the analytical formula
V (χ)
e/C
=
∂
∂χ
[
2
π
arcsin2
(√
1− cosχ
0.3(EJ/Ec)2 + 2
)]
, (4)
applicable in the limit 0.01 < EJ/Ec < 1.
33 Since the
simulator does not readily allow access to the charge as
a variable, we implemented a subcircuit which integrates
current through the junction into the auxiliary voltage
Vχ, which is then used as input voltage for the VCVS as
shown in fig. 4.
Our model obviously excludes quasiparticle tunneling
effects as well as any effects due to the upper energy
bands in the junction, and thus will not show the “Bloch
nose“ exactly as seen in experiment, but it is still appli-
cable as long as the zero-band approximation holds. The
high-ohmic bias resistor is modeled as a discretized RC
line, where every resistor segment includes a noise source
to model thermal noise as shown in fig. 4.
Each individual noise source is modeled in the time
domain as random voltage with standard normal distri-
bution scaled by
√
4kBTR/τsim where τsim is the sim-
ulation time step, resulting in a white power spectrum
up to the simulation bandwidth. For the temperature of
the biasing resistors the data from section IV is used, and
while dissipation is considered per segment, it is assumed
that the resistors have a uniform temperature. Simula-
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FIG. 5. Comparison of the rounding of the bloackade corner
by thermal fluctuations as predicted by our simulator and
canonical theory for Josephson junctions in the case of white
noise and low-frequency noise.
tor bandwidth and the number of RC line segments were
determined individually for different simulations so that
a further increase would not result in a significant change
in simulator output. In practice, this would usually be
the case with around 10-20GHz and 20 segments, respec-
tively. Thus we fully account for the frequency depen-
dence of the noise seen by the array for the frequencies
of interest.
Correctness of the time-domain noise simulation was
checked by comparing the simulator results with the
canonical theory for Josephson junctions for the cases of
true white noise34 and low-frequency noise.35 For this we
used a simplified circuit which only had a single junction
with almost sinusoidal V (q) dependence, Vc = 761µV,
biased through 2MΩ resistance at T = 100mK and zero
parasitic capacitances to ground. The results are shown
in fig. 5. Since the time-domain simulation is inherently
bandwidth limited, white noise can only be approximated
by assuming a noise bandwidth significantly higher than
the system bandwidth. The white noise curves match the
result from theory perfectly once we take into account
the fact that the noise intensity γ = kBT/EJ , as defined
in ref. 14 for the noise spectral density S(f) = 2kBT/R,
−∞ < f <∞, should be modified to γBloch = πkBT/eVc
in our case, where the factor of π results from the use
of the normalized charge χ. The low-frequency results
do not require modification since the authors in ref. 35
use Inoise/Ic as the measure of noise intensity, which we
can directly transfer to Vnoise/Vc in our case. The low-
frequency curves differ slightly in shape, indicating that
with a noise bandwidth of 100MHz we are not perfectly
in the low-frequency limit for our parameters yet, but the
agreement is still reasonable overall.
VI. REQUIREMENTS FOR
CONSTANT-CURRENT STEPS
Dual to large junctions, where the maximum constant-
voltage step for sinusoidal drive and constant damping
is achieved around the characteristic frequency fc =
IcRn/Φ0, our arrays of ”Bloch junctions“ would exhibit
the largest step around fc = Vc/(2eR), where Vc is the
maximum blockade voltage and R is the series resistance,
as long as the parasitic capacitances are negligible up to
this frequency. Below fc, the step size decreases simi-
larly to the behavior of large junctions in the Josephson
regime.14 This presents a problem since we want Vc to be
as large as possible while currents are limited to ≈50 pA,
resulting in a theoretical requirement for 10MΩ resistors.
However, with our current technology it is not possible
to provide such a high (real) impedance up to high fre-
quencies due to the stray capacitance of the resistor. The
useful length of the resistor is of course frequency depen-
dent and can be roughly estimated as the length where
the capacitive component becomes comparable to the re-
sistive. For the technology values given in section IV,
resistors longer than tens of µm and a few hundred kΩ
give diminishing returns in lowering fc and mainly serve
as isolation from the warm environment.36
It seems unlikely that this problem can be easily solved
within the confines of current manufacturing technology.
One would either need to increase the allowed DC cur-
rent to ≈ 2efc, or effectively lower fc further, or a com-
bination of both. The former would require an order of
magnitude increase in EJ and in the efficiency of ther-
malization of the resistors, while the latter would require
resistors with a much higher resistance per unit length
and a corresponding improvement in thermalization due
to the increased power dissipated per volume. This prob-
lem arises largely due to the intrinsic coupling of the
characteristic frequency of the junction (or array) and
the driving frequency and consequently the resulting DC
current. However, in the world of Josephson voltage stan-
dards there exists a well known method to decouple those
two parameters, and that is the use of a pulse drive. In
the Josephson case, this allows large steps to be achieved
at pulse repetition frequencies far below fc.
37,38 The re-
quirement for these pulses is that their rise-fall times as
well as the pulse duration are about 1/fc and that they
have sufficient amplitude (of the order of the critical cur-
rent or ≈ Vc for our case). As such they can be viewed as
the extreme version of a sinusoidal signal at fc which is
switched on for only a single half-period. In the analogy
with the tilted washboard potential, this corresponds to
a sudden increase in the slope of the potential, allow-
ing the particle to move to the adjacent well, and then
quickly tilting the washboard back to stop the particle
from moving further. Simulation results in sectionVII
will show that this may indeed be the method of choice
to see constant-current steps with current manufacturing
technology.
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FIG. 6. Simulated IV curves at zero temperature (solid lines)
and considering heating from the DC current (dashed lines),
both with and without sinusoidal AC drive of 1.25 GHz ap-
plied. A large step of the order of Vc exists at zero temper-
ature, but only a slight change in slope remains once realis-
tic heating is assumed, although the blockade remains large,
even in the presence of noise. The small fractional steps ap-
pear due to both the non-harmonic shape of V (q) (eq. 4) and
frequency-dependent damping (eq. 3).
VII. RESULTS
The different factors outlined in the previous sections
conspire to make the direct observation of robust phase
locking unlikely unless all factors are carefully considered
in the design. In fact, we were not able to identify any
set of realistic parameters where a simple sinusoidal drive
leads to the observation of flat constant-current steps.
The problem is one either has to run the drive at or
around fc, which yields a step with a width on the or-
der of Vc when zero temperature is assumed, but heats
up the resistors so much that the step completely disap-
pears once a realistic temperature is taken into account,
as seen in fig. 6. With our current technology the char-
acteristic frequency fc cannot be lowered further than
about 1GHz while retaining a reasonably large Vc, since
the useful length of the resistors is limited by their ca-
pacitance to ground. However, just the DC current at
this frequency I = 1GHz·2e ≈ 320 nA would heat the re-
sistors to > 200mK, and including AC dissipation, this
then becomes about 350mK. Alternatively, one would
need to run the drive significantly below fc to reduce
heating, in which case the steps are much narrower even
at zero temperature, just as predicted by the standard
RSJ model in the Josephson case. They become so small
that even though heating is significantly reduced, they
again completely disappear in the noise once the temper-
ature is taken into account, as seen in the top panel of
fig. 7.
A possible solution to this is to employ a pulsed drive
with a low duty cycle. This effectively decouples the
choice of the DC current at which to operate, from the
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FIG. 7. Comparison of simulated IV curves for 100MHz si-
nusoidal drive (top panel) and pulsed drive (bottom panel).
Solid lines are noiseless, dashed lines include thermal noise
from the resistors. The fundamental step with sinusoidal drive
at this frequency is so small that it completely disappears in
the noise, while a flat step with a size of the order of Vc re-
mains with pulsed drive with 5% duty cycle.
choice of fc, enabling us to fulfill the requirement for both
low heating and a wide fundamental step. This is illus-
trated in the bottom panel of fig. 7, where a pulse drive
with 100MHz repetition rate and a 5% duty cycle was
used. In this case, the simulation yields a reasonably flat
step even including heating. The AC power dissipated in
the resistors in this case is in fact almost negligible due to
the low duty cycle of the driving signal and barely influ-
ences the shape of the step. The pulses were simulated
with rise-fall times of the simulation timestep and the
duty cycle was chosen so that further decrease did not
improve the step width. The precise shape of the pulses
matters relatively little, as long as they are sharp and
short enough, i.e. of the order of 1/fc. This is exactly
dual to the case of the pulse-driven Josephson voltage
standard as described in refs. 37 and 38, with the one
exception of the frequency-dependent damping. This is
automatically modeled in our simulations and the effect
can be seen in the bottom panel of fig. 7: The step-width
shown here for the noiseless case is the largest we were
able to achieve for our circuit parameters, and it is only
about Vc, whereas the ideal pulse-drive applied to the
standard RSJ model as discussed in refs. 37 and 38 would
result in about 2Vc.
7VIII. CONCLUSION
Taking into account the effect of stray capacitance and
power dissipation in the bias resistors as well as the
specific shape of the V (q) dependence of the array, we
have identified a set of circuit parameters and shape of
AC drive that should allow the observation of constant-
current plateaus in the IV curves of an array of small
Josephson junctions when an AC signal is applied in ad-
dition to the DC bias, demonstrating the phase lock of
Bloch oscillations and AC signal. Experiments to test
this prediction are in preparation. While careful design
is required, the needed parameters are entirely within
reach of our fabrication technology.
Potential problems are the effects neglected in the
model, in particular quasiparticle tunneling and back-
ground charges. The proximity of the resistors to
the array should help in reducing the number of non-
equilibrium quasiparticles.36 If this is not sufficient,
bandgap-engineering within the array could be used, see,
e.g. Refs. 39 and 40. While this is typically employed to
keep the single island of a single-Cooper-pair transistor
free from quasiparticles by increasing its gap compared
to the leads, the periodically modulated bandgap pro-
file in an array should at least restrict the movement
of quasiparticles in the array, and possibly prevent their
tunneling altogether, but this needs to be experimentally
determined.
In our experiments to date, the movement of back-
ground charges was quite infrequent and is thus easily tol-
erable for this application as long as the V (q)-dependence
remains single-valued with still reasonable blockade am-
plitude (see fig. 1).
Delivering a properly shaped drive signal into a high-
impedance environment at mK temperatures is - while
challenging - routinely done for qubit setups.
Finally, the results of this work can also be applied to
the problem of Shapiro-like steps in the IV-curves of su-
perconducting nanowires embedded in a high-impedance
environment. As has been predicted by Mooij and
Nazarov,41 the effect of quantum phase slips in these
circuits may result in coherent motion of Cooper pairs
through the wire, which could then be phase locked to
an external drive, yielding current steps at I = 2ef . The
behavior of such a nanowire is similar to that of a short
array of small Josephson junctions.42 This was recently
demonstrated in an experiment with a Josephson junc-
tion array in a ring configuration.43 Thus, an experiment
aiming to demonstrate such a phase lock in nanowires will
face the same challenges and the design will need to ac-
count for the issues of frequency dependent damping and
overheating of the biasing resistors, which we addressed
in this paper.
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